In this extended abstract we describe the design of a loca l area network suitable for distributed multimedia communications . Multimedia applications require a communicatio n infrastructure with capabilities beyond the current state o f the art : real-time stream traffic, small end-to-end latenc y with little variation, high bandwidth and high availability . The bandwidth of the existing networks is by far not enoug h for distributed multimedia applications . Where in networks with a ring or bus topology such as : FDDI, Ethernet and th e Cambridge fast ring, the aggregate network bandwidth i s limited to the link bandwidth, in our project the aggregat e bandwidth will be many times the link bandwidth and grow s with the number of workstations attached to the network . A drawback of most of the available networks is that a bounded packet delay cannot he guaranteed . In our project, however, the real-time behaviour is an essential design issue .
We can guarantee a bounded latency, therefore our networ k can be used by distributed real-time applications such as distributed process control and distributed multimedia applications .
Kautz networks
We use Kautz networks in our project because these networks have interesting properties . Particularly, they interconnect considerably more nodes than the usual topologies , they have a small diameter, and have a small and fixe d degree . 
Definition of Kautz graphs /Kautz 68 ]
The Kautz digraph K(d,k) with in-degree and out-degree d and diameter k is the digraph whose vertices are labelle d with words (xt, . . .,x13 of length k from an alphabet ofd+l letters by removing those words in which there are two consecutive identical letters (x i a x i , t , for 1 s i s k-1) . There is a n arc from a vertex x to a vertex y if and only if the last k-1 letters of x are the same as the first k-1 letters of y .
Properties of Kautz digraph s
Some properties of Kautz digraphs are :
The number of vertices N = dk + d k-t . This implies tha t require the number of connections per node to increase with (the logarithm of) the number of nodes .
• The diameter of the network is k (< d log N) .
® A Kautz network is fault tolerant . The connectivity o f
The diameter of the network in case of faulty nodes has also been studied . Studies showed th e existence of d vertex disjoint paths between any pair o f vertices in K(d,k), one of a length of at most k, d-3 of a length of at most k+l and two of a length of at most k+2 . This implies that the performance degradation due t o increased routing distances resulting from faults is fairl y low .
• Another interesting property of the network is the fact tha t it admits self routing of messages, both if the network i s fault free as well as when some nodes or links are faulty . With the self routing property it will be fairly easy to implement a connectionless service .
. Global architecture
A distributed multimedia system should support a wid e range of communication types and primitives . In distribute d multimedia systems, workstations are connected to a variou s number of services such as : high-performance file servers , communication servers (gateways to Wide-Area-Networks) , servers for manipulation of voice video and animation, fa x machines, telephone and answering machines, interactiv e video (CD-i) . Our network typically provides communication facilities within a building or campus . In each buildin g or floor there are one or more switch boxes (often calle d hubs) . Each switch box can connect about 100 workstation s located in a distance of up to 250 meters from the switch box .
High speed links interconnect the switch boxes . The communication architecture should provide :
. Support for high performance client/server interactio n such as remote-procedure calls .
• The ability to establish hard real-time connections . © Support for stream traffic such as voice and video .
We have chosen a star shaped network, in which all station s are connected by dedicated links to a central switch box . This approach has a number of advantages : high aggregat e bandwidth, low cost point-to-point connections, suitable for an optical fiber based implementation, and a simple interface to workstations . Each switching element is connected vi a point-to-point serial links (> 100 Mbit/s) to a (work)statio n or a server . We plan to use standard serial link drivers like th e AMD TAXI chip set, leaving the problems of phase-locke d loops and data encoding to others . A connection between two stations is established through the switch box . Switchin g elements forward messages using a worm-hole routing technique that minimizes switching latency. We use the routin g capability of Kautz networks . This means that given the Kautz addresses of source and destination all link (and node) disjoint path can be generated easily [Smit 91] . There is n o need for algorithms to generate routing tables . Furthermor e there is no need for reconfiguration whenever links fail .
The Switching Element
The switching element has two main functions. Firstly, i t supports hard real-time traffic in a circuit switching fashio n (STM) . Secondly, it supports the lower priority traffic in a packet store-and-forward fashion (ATM) . A Rattlesnake switching element will support a Hybrid TDM scheme . Hybrid TDM is a combination of STM and ATM switchin g techniques . It combines the flexibility of ATM with the capability of assigning time slots of STM . Each frame has a fixed number of slots . Part of these slots is assigned to hard realtime services (STM with guaranteed bandwidth), and the res t to non hard real-time services (ATM packets) . If a real-tim e slot is not needed by its source, it can be used by non realtime services . The size of a slot is independent of the AT M packet size . This means that one ATM packet is fragmented into several slots . Figure 2 depicts the general architecture o f the Rattlesnake switch.
workstatio n interface Fig . 2 : Structure of the rattlesnake switching elemen t
The switching elements are connected via bi-directiona l links . They communicate with each other via these links b y exchanging Rattlesnake frames . Each link supports a maximum of k hard real-time virtual channels . For each of thos e channels an input and an output buffer at either side of th e link exists . An end-to-end connection is established by reserving subsequent virtual channels (= buffers) of the rout e from source to destination . In each node a translation tabl e from input buffer to output buffer exists .
The input and output links in a switching element can b e interconnected in several ways . Feasible implementation s are a cross-bar, a bus and a slotted ring .
Switching elements contain logic to forward messages fro m an input buffer to an output buffer . When establishing a connection from source to destination of a hard real-time virtual circuit, each switch assigns an input buffer and an outpu t buffer for this circuit .
The Rattlesnake fram e
The Rattlesnake frame slightly differs from the Hybrid TD M scheme . A Rattlesnake frame consists of a head, a data-part and a tail . The data-part can be seen as a variable lengt h Hybrid TDM frame, and has a maximum of k slots . A Rattlesnake frame will become shorter when there is no pending data for that output link . This will result in higher bandwidth availability in low-traffic situations . Real-time virtual channels have priority access to their reserved slot . Reserved slots that are not actually used and free slots are used for non realtime ATM slots . The header of the frame consists of k bit s indicating which real-time channels use a slot in this frame .
A bit set in the header at position d, indicates that virtua l channel number d occupies a slot in the frame . The tail is used for flow-control and has a length of k bits as well . I t indicates end-of-frame . The bits set indicate which real-tim e channels in the opposite direction of the link can receive a new data item .
Current statu s
An initial implementation of the Rattlesnake switching element, having one hard real-time virtual channel and 6 unidirectional links, has been realized with a XC3042 Field Programmable Gate Array (FPGA) of Xilinx . The implementation, described in VHDL, has been simulated and subsequently a gate array has been synthesized by the VHDL synthesizer from VIEWlogic . It used 126 of the 144 available CLBs and ran at a clock speed of 10 MHz . Currently we ar e implementing a Rattlesnake switching element with 16 realtime virtual channels and 6 bi-directional links in a XC400 5 FPGA.
Conclusion
Our network can be used as a platform for ATM communication, and will provide extra facilities for demanding realtime applications . We use a kind of Hybrid TDM transfer mode . 
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